

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Attorney Docket No.: TRAN-P059

Inventor(s):

Andrew Read, Sameer Halapete, Keith Klayman

Application No.:

09/694,433

Group Art Unit:

2185

Filed:

10/23/00

Examiner:

CAO, Chun

Title:

SAVING POWER WHEN IN OR ON TRANSITIONING TO A STATIC MODE OF A

PROCESSOR (AS AMENDED)

Commissioner of Patents

P. O. Box 1450

Alexandria, VA 22313-1450

Sir:

Information Disclosure Statement Submitted Pursuant to 37 C.F.R. 1.97(c)

The citations referenced herein, copies attached, may be material to the examination of the above-identified application and are, therefore, submitted in compliance with the duty of disclosure as defined in 37 C.F.R. 1.56. The Examiner is requested to make these citations of official record in the application.

This Information Disclosure Statement submitted in accordance with 37 C.F.R. 1.97(c) is not to be construed as a representation that a search has been made, that additional items material to the examination of this application do not exist, or that any one or more of these citations constitute prior art under 35 U.S.C. 102.

The Examiner's attention is respectfully directed to the following U.S. Patents:

6,704,880 REDUCING SLEEP MODE SUBTHRESHOLD LEAKAGE IN A BATTERY POWERED DEVICE BY MAKING LOW SUPPLY VOLTAGE LESS THAN TWICE THE THRESHOLD VOLTAGE OF ONE DEVICE TRANSISTOR 6,675,304 SYSTEM FOR TRANSITIONING A PROCESSOR FROM A HIGHER TO A LOWER ACTIVITY STATE BY SWITCHING IN AND OUT OF AN IMPEDANCE ON THE VOLTAGE REGULATOR 5,852,737 METHOD AND APPARATUS FOR OPERATING DIGITAL STATIC CMOS COMPONENTS IN A VERY LOW VOLTAGE MODE DURING POWER-DOWN METHOD AND APPARATUS FOR DYNAMIC POWER CCONTROL OF A LOW POWER PROCESSOR INTEGRATED CIRCUIT DEVICE THAT SELECTS ITS OWN SUPPLY VOLTAGE BY CONTROLLING A POWER SUPPLY 5,727,208 METHOD AND APPARATUS FOR CONFIGURATION OF A PROCESSOR OPERATING PARAMETERS 6,484,265 SOFTWARE CONTROL OF TRANSISTOR BODY BIAS IN CONTROLLING CHIP PARAMETERS 5,787,294 SYSTEM FOR REDUCING THE POWER CONSUMPTION OF A COMPUTER SYSTEM AND METHOD THEREFOR 5,142,684 POWER CONSERVATION IN MICROPORCESSOR CONTROLLED DEVICES 08/25/92	<u>Pat. No.</u>	Pat. Title	Grant Date
6,675,304 SYSTEM FOR TRANSITIONING A PROCESSOR FROM A HIGHER TO A LOWER ACTIVITY STATE BY SWITCHING IN AND OUT OF AN IMPEDANCE ON THE VOLTAGE REGULATOR 5,852,737 METHOD AND APPARATUS FOR OPERATING DIGITAL STATIC CMOS COMPONENTS IN A VERY LOW VOLTAGE MODE DURING POWER-DOWN 6,425,086 METHOD AND APPARATUS FOR DYNAMIC POWER CCONTROL OF A LOW POWER PROCESSOR 5,440,520 INTEGRATED CIRCUIT DEVICE THAT SELECTS ITS OWN SUPPLY VOLTAGE 08/08/95 BY CONTROLLING A POWER SUPPLY 5,727,208 METHOD AND APPARATUS FOR CONFIGURATION OF A PROCESSOR 03/10/98 OPERATING PARAMETERS 6,484,265 SOFTWARE CONTROL OF TRANSISTOR BODY BIAS IN CONTROLLING CHIP 11/19/02 PARAMETERS 5,787,294 SYSTEM FOR REDUCING THE POWER CONSUMPTION OF A COMPUTER SYSTEM AND METHOD THEREFOR	6,704,880	POWERED DEVICE BY MAKING LOW SUPPLY VOLTAGE LESS THAN	03/09/04
COMPONENTS IN A VERY LOW VOLTAGE MODE DURING POWER-DOWN 6,425,086 METHOD AND APPARATUS FOR DYNAMIC POWER CCONTROL OF A LOW POWER PROCESSOR 5,440,520 INTEGRATED CIRCUIT DEVICE THAT SELECTS ITS OWN SUPPLY VOLTAGE BY CONTROLLING A POWER SUPPLY 5,727,208 METHOD AND APPARATUS FOR CONFIGURATION OF A PROCESSOR OPERATING PARAMETERS 6,484,265 SOFTWARE CONTROL OF TRANSISTOR BODY BIAS IN CONTROLLING CHIP PARAMETERS 5,787,294 SYSTEM FOR REDUCING THE POWER CONSUMPTION OF A COMPUTER SYSTEM AND METHOD THEREFOR	6,675,304	SYSTEM FOR TRANSITIONING A PROCESSOR FROM A HIGHER TO A LOWER ACTIVITY STATE BY SWITCHING IN AND OUT OF AN IMPEDANCE	01/06/04
6,425,086 METHOD AND APPARATUS FOR DYNAMIC POWER CCONTROL OF A LOW POWER PROCESSOR 5,440,520 INTEGRATED CIRCUIT DEVICE THAT SELECTS ITS OWN SUPPLY VOLTAGE 08/08/95 BY CONTROLLING A POWER SUPPLY 5,727,208 METHOD AND APPARATUS FOR CONFIGURATION OF A PROCESSOR 03/10/98 OPERATING PARAMETERS 6,484,265 SOFTWARE CONTROL OF TRANSISTOR BODY BIAS IN CONTROLLING CHIP 11/19/02 PARAMETERS 5,787,294 SYSTEM FOR REDUCING THE POWER CONSUMPTION OF A COMPUTER SYSTEM AND METHOD THEREFOR	5,852,737		12/22/98
BY CONTROLLING A POWER SUPPLY 5,727,208 METHOD AND APPARATUS FOR CONFIGURATION OF A PROCESSOR 03/10/98 OPERATING PARAMETERS 6,484,265 SOFTWARE CONTROL OF TRANSISTOR BODY BIAS IN CONTROLLING CHIP 11/19/02 PARAMETERS 5,787,294 SYSTEM FOR REDUCING THE POWER CONSUMPTION OF A COMPUTER 07/28/98 SYSTEM AND METHOD THEREFOR	6,425,086	METHOD AND APPARATUS FOR DYNAMIC POWER CCONTROL OF A LOW	07/23/02
OPERATING PARAMETERS 6,484,265 SOFTWARE CONTROL OF TRANSISTOR BODY BIAS IN CONTROLLING CHIP 11/19/02 PARAMETERS 5,787,294 SYSTEM FOR REDUCING THE POWER CONSUMPTION OF A COMPUTER 07/28/98 SYSTEM AND METHOD THEREFOR	5,440,520		08/08/95
PARAMETERS 5,787,294 SYSTEM FOR REDUCING THE POWER CONSUMPTION OF A COMPUTER 07/28/98 SYSTEM AND METHOD THEREFOR	5,727,208		03/10/98
SYSTEM AND METHOD THEREFOR	6,484,265		11/19/02
5,142,684 POWER CONSERVATION IN MICROPORCESSOR CONTROLLED DEVICES 08/25/92	5,787,294		07/28/98
	5,142,684	POWER CONSERVATION IN MICROPORCESSOR CONTROLLED DEVICES	08/25/92

Foreign Patent or Published Foreign Patent Application

Document	Publication	Country or Sub-		Trans	lation	
No.	Date	Patent Office	Class	class	Yes	No
EPO978781	02/09/00	EPO	G06F	1/32	Х	
EPO632360	01/04/95	EPO	G06F	1/32	Х	

03/28/2005 MWOLDGE1 00000043 09694433

04 FC:1806

180.00 OF

1 of 2

US. Published Patent Applications

				Sub-	Publication
Pub. No.	Date	Applicant	Class	class	Date
2002/0087896	07/04/02	Cline et al.	713	300	12/29/00

The Examiner's attention is respectfully directed to the following Documents:

"AMD ATHLON- PROCESSOR MODEL 4 DATA SHEET", No. 23792, Rev. K, November 2001, Advanced Micro Devices, Inc.

"MANUAL FOR KINETIZ 7T", 2000, QDI Computer, Inc. (USA)

"VT82C686A 'SUPER SOUTH' SOUTH BRIDGE", 02/25/00, Rev. 1.54, VIA Technologies, Inc.

Please direct all correspondence concerning the above-identified application to the following address:


WAGNER, MURABITO & HAO LLP

Two North Market Street, Third Floor San Jose, California 95113 (408) 938-9060 Customer No: 000041066

Respectfully submitted,

Date: 3/22/05

Ronald M. Pomerenk Reg. No. 43,009





IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s):

Andrew Read, Sameer Halapete, Keith Klayman

Application No.:

09/694,433

Group Art Unit:

2185

Filed:

10/23/00

Examiner:

CAO, Chun

Title:

SAVING POWER WHEN IN OR ON TRANSITIONING TO A STATIC MODE OF A

PROCESSOR (AS AMENDED)

Form 1449

U.S. Patent Documents

Examiner						Sub-	Filing
Initial	No.	Patent No.	Date	Patentee	Class	class	Date
	Α	6,704,880	03/09/04	Dai et al.	713	323	10/18/01
	В	6,675,304	01/06/04	Pole, II et al.	713	322	11/29/99
	С	5,852,737	12/22/98	Bikowsky	395	750.05	12/31/96
	D	6,425,086	07/23/02	Clark et al.	713	322	04/30/99
	E	5,440,520	08/08/95	Schutz et al.	365	226	09/16/94
	F	5,727,208	03/10/98	Brown	395	653	07/03/95
	G	6,484,265	11/19/02	Borkar et al.	713	324	12/30/98
	Н	5,787,294	07/28/98	Evoy	395	750.03	10/13/95
		5,142,684	08/25/92	Perry et al.	395	750	06/23/89

Foreign Patent or Published Foreign Patent Application

	r oreign r atent or r abhonea r oreign r atent Application								
Examiner		Document	Publication	Country or		Sub-	Trans	lation	
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No	
	J	EPO978781	02/09/00	EPO	G06F	1/32	Х		
	K	EPO632360	01/04/95	EPO	G06F	1/32	Х		

US. Published Patent Applications

				a . atomi . ippiioanom	<u> </u>		
Examiner						Sub-	Publication
Initial	No.	Pub. No.	Date	Applicant	Class	class	Date
"	L	2002/0087896	07/04/02	Cline et al.	713	300	12/29/00

Other Documents

Examiner							
Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication					
	М	AMD ATHLON- PROCESSOR MODEL 4 DATA SHEET", No. 23792, Rev. K,					
		November 2001, Advanced Micro Devices, Inc.					
	N	"MANUAL FOR KINETIZ 7T", 2000, QDI Computer, Inc. (USA)					
	0	"VT82C686A 'SUPER SOUTH' SOUTH BRIDGE", 02/25/00, Rev. 1.54, VIA Technologies, Inc.					
Examiner		Date Considered					

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.